



Z62JM Block Diagram




6 H_A#16[31.17]
6 H_A#16[4.0]
6 H_A#16[31.17]



12604600479A

68 ± 5% pull-up to Vcc1_05
If PROCHOT# is not used, then it must be terminated with a 56 pull-up resistor to VCCP.
If PROCHOT# is routed between CPU, IMVP and MCH, pull-up resistor has to be 75 ± 5%




BCLK	FSB	BSEL2	BSEL1	BSEL0
133	533	L	L	H
166	667	L	H	H

12604600479A


Layout Note:
Comp0,2 connect with Z0=27.4 ohm, make trace length shorter than 0.5".
Comp1,3 connect with Z0=54.9 ohm, make trace length shorter than 0.5".
Comp[3:0] at least 25 mils away from any other toggling signal.
27.4 ohm connects with an ~18mil wide trace to comp0.
54.9 ohm connect with 5mil-wide to comp1

<http://laptop-motherboard-schematic.blogspot.com/>


Request	Control net	Net name
PCIE_REQ1#	PCIE0(#), PCIE6(#)	None
PCIE_REQ2#	PCIE1(#), PCIE8(#)	None
PCIE_REQ3#	PCIE2(#), PCIE4(#)	CLK_PCIE_MINICARD1(#)
PCIE_REQ4#	PCIE3(#), PCIE5(#), PCIE7(#)	None



Bclk	FSB	FSLC	FSLB	FSLA
133	533	L	L	H
166	667	L	H	H



PLACE termination close to source IC



27MHz selected by
SELPCIE0_LCD# and SELLCD_27#

R72 change
to 390hm R1.1
No30-1





R77, R79, R83
change to
470hm.

R81 change
to 270hm

R1.2,
No59

clock gen version change to
ICS954310CGLFT

PEREQ Register:
00100000 PCIE*3 is controlled <= check:PCIE*3
is controlled by CLKREQ#
00000010 PCIE*4 is controlled <= reserved only




Signal voltage level = $0.3125 \times VCCP$
Trace should be 10 mil wide with 20 mil spacing

2 H_D# [0..63] 2 H_A# [31..3] 2


R1.2, No52-1 02G010009205

U4A



HOST

+VCCP_AGTL+ +VCCP_AGTL+ 2,3,5,9



0.1uF should be placed 100mils or less from GMCH pin.

15 M_A_DQ[0..63]

U4D

M A DQ0	AJ35	SA_DQ0
M A DQ1	AJ34	SA_DQ1
M A DQ2	AM31	SA_DQ2
M A DQ3	AM33	SA_DQ3
M A DQ4	AJ36	SA_DQ4
M A DQ5	AK35	SA_DQ5
M A DQ6	AJ32	SA_DQ6
M A DQ7	AH31	SA_DQ7
M A DQ8	AN35	SA_DQ8
M A DQ9	AP33	SA_DQ9
M A DQ10	AR31	SA_DQ10
M A DQ11	AP31	SA_DQ11
M A DQ12	AN38	SA_DQ12
M A DQ13	AM36	SA_DQ13
M A DQ14	AM34	SA_DQ14
M A DQ15	AK36	SA_DQ15
M A DQ16	AK26	SA_DQ16
M A DQ17	AL27	SA_DQ17
M A DQ18	AM26	SA_DQ18
M A DQ19	AN24	SA_DQ19
M A DQ20	AK28	SA_DQ20
M A DQ21	AL22	SA_DQ21
M A DQ22	AP26	SA_DQ22
M A DQ23	AP23	SA_DQ23
M A DQ24	AL22	SA_DQ24
M A DQ25	AP21	SA_DQ25
M A DQ26	AN20	SA_DQ26
M A DQ27	AL23	SA_DQ27
M A DQ28	AP24	SA_DQ28
M A DQ29	AP20	SA_DQ29
M A DQ30	AT21	SA_DQ30
M A DQ31	AR12	SA_DQ31
M A DQ32	AR14	SA_DQ32
M A DQ33	AP13	SA_DQ33
M A DQ34	AP12	SA_DQ34
M A DQ35	AT13	SA_DQ35
M A DQ36	AT12	SA_DQ36
M A DQ37	AL14	SA_DQ37
M A DQ38	AL12	SA_DQ38
M A DQ39	AK9	SA_DQ39
M A DQ40	AN7	SA_DQ40
M A DQ41	AK8	SA_DQ41
M A DQ42	AK7	SA_DQ42
M A DQ43	AP9	SA_DQ43
M A DQ44	AN9	SA_DQ44
M A DQ45	AT5	SA_DQ45
M A DQ46	AL5	SA_DQ46
M A DQ47	AY2	SA_DQ47
M A DQ48	AW2	SA_DQ48
M A DQ49	AP1	SA_DQ49
M A DQ50	AN2	SA_DQ50
M A DQ51	AY2	SA_DQ51
M A DQ52	AT3	SA_DQ52
M A DQ53	AN1	SA_DQ53
M A DQ54	AL2	SA_DQ54
M A DQ55	AG7	SA_DQ55
M A DQ56	AF9	SA_DQ56
M A DQ57	AG4	SA_DQ57
M A DQ58	AG6	SA_DQ58
M A DQ59	AG9	SA_DQ59
M A DQ60	AH6	SA_DQ60
M A DQ61	AF4	SA_DQ61
M A DQ62	AF8	SA_DQ62
M A DQ63		SA_DQ63

QG82945PM

DDR SYSTEM MEMORY A

SA_RAS#
SA_RCVENIN#
SA_RCVENOUT#
SA_WE#

SA_BS_0	AU12	M_A_BS#0 15,16
SA_BS_1	AV14	M_A_BS#1 15,16
SA_BS_2	BA20	M_A_BS#2 15,16
SA_CAS#	AY13	M_A_CAS# 15,16
SA_DM_0	AJ33	M_A_DM0
SA_DM_1	AM35	M_A_DM1
SA_DM_2	AL26	M_A_DM2
SA_DM_3	AN22	M_A_DM3
SA_DM_4	AM14	M_A_DM4
SA_DM_5	AL9	M_A_DM5
SA_DM_6	AR3	M_A_DM6
SA_DM_7	AH4	M_A_DM7
SA_DQS_0	AK33	M_A_DQS0
SA_DQS_1	AT33	M_A_DQS1
SA_DQS_2	AM28	M_A_DQS2
SA_DQS_3	AM22	M_A_DQS3
SA_DQS_4	AN12	M_A_DQS4
SA_DQS_5	AN8	M_A_DQS5
SA_DQS_6	AP2	M_A_DQS6
SA_DQS_7	AG5	M_A_DQS7
SA_DQS#_0	AK32	M_A_DQS#0
SA_DQS#_1	AJ33	M_A_DQS#1
SA_DQS#_2	AN27	M_A_DQS#2
SA_DQS#_3	AM21	M_A_DQS#3
SA_DQS#_4	AM12	M_A_DQS#4
SA_DQS#_5	AL8	M_A_DQS#5
SA_DQS#_6	AN3	M_A_DQS#6
SA_DQS#_7	AH5	M_A_DQS#7
SA_MA_0	AY16	M_A_A0
SA_MA_1	AU14	M_A_A1
SA_MA_2	AW16	M_A_A2
SA_MA_3	BA16	M_A_A3
SA_MA_4	BA17	M_A_A4
SA_MA_5	AU16	M_A_A5
SA_MA_6	AV17	M_A_A6
SA_MA_7	AU17	M_A_A7
SA_MA_8	AW17	M_A_A8
SA_MA_9	AT16	M_A_A9
SA_MA_10	AU13	M_A_A10
SA_MA_11	AT17	M_A_A11
SA_MA_12	AV20	M_A_A12
SA_MA_13	AV12	M_A_A13
SA_RAS#	AW14	M_A_RAS# 15,16
SA_RCVENIN#	AK23	TPC28T T29
SA_RCVENOUT#	AK24	TPC28T T31
SA_WE#	AY14	M_A_WE# 15,16

M_A_DM[0..7] 15

M_A_DQS[0..7] 15

M_A_DQS#[0..7] 15

M_A_A[0..13] 15,16

14 M_B_DQ[0..63]


U4E


M B DQ0	AK39	SB_DQ0
M B DQ1	AJ17	SB_DQ1
M B DQ2	AP39	SB_DQ2
M B DQ3	AR41	SB_DQ3
M B DQ4	AJ38	SB_DQ4
M B DQ5	AK38	SB_DQ5
M B DQ6	AN41	SB_DQ6
M B DQ7	AP41	SB_DQ7
M B DQ8	AT40	SB_DQ8
M B DQ9	AV41	SB_DQ9
M B DQ10	AU38	SB_DQ10
M B DQ11	AV38	SB_DQ11
M B DQ12	AP38	SB_DQ12
M B DQ13	AR40	SB_DQ13
M B DQ14	AV38	SB_DQ14
M B DQ15	BA38	SB_DQ15
M B DQ16	BA36	SB_DQ16
M B DQ17	AV36	SB_DQ17
M B DQ18	AR36	SB_DQ18
M B DQ19	AP36	SB_DQ19
M B DQ20	BA36	SB_DQ20
M B DQ21	AU38	SB_DQ21
M B DQ22	AP35	SB_DQ22
M B DQ23	AP34	SB_DQ23
M B DQ24	AY33	SB_DQ24
M B DQ25	BA33	SB_DQ25
M B DQ26	AT31	SB_DQ26
M B DQ27	AU29	SB_DQ27
M B DQ28	AU31	SB_DQ28
M B DQ29	AV31	SB_DQ29
M B DQ30	AV29	SB_DQ30
M B DQ31	AW29	SB_DQ31
M B DQ32	AM19	SB_DQ32
M B DQ33	AL19	SB_DQ33
M B DQ34	AP14	SB_DQ34
M B DQ35	AN14	SB_DQ35
M B DQ36	AM17	SB_DQ36
M B DQ37	AM16	SB_DQ37
M B DQ38	AP15	SB_DQ38
M B DQ39	M A A8	SB_DQ39
M B DQ40	AL15	SB_DQ40
M B DQ41	AH10	SB_DQ41
M B DQ42	AJ9	SB_DQ42
M B DQ43	AN10	SB_DQ43
M B DQ44	AK13	SB_DQ44
M B DQ45	AH11	SB_DQ45
M B DQ46	AK10	SB_DQ46
M B DQ47	AJ8	SB_DQ47
M B DQ48	BA10	SB_DQ48
M B DQ49	AW10	SB_DQ49
M B DQ50	BA4	SB_DQ50
M B DQ51	AW4	SB_DQ51
M B DQ52	AY10	SB_DQ52
M B DQ53	AY9	SB_DQ53
M B DQ54	AW5	SB_DQ54
M B DQ55	AY5	SB_DQ55
M B DQ56	AV4	SB_DQ56
M B DQ57	AR5	SB_DQ57
M B DQ58	AK4	SB_DQ58
M B DQ59	AK3	SB_DQ59
M B DQ60	AK5	SB_DQ60
M B DQ61	AJ5	SB_DQ61
M B DQ62	AJ3	SB_DQ62
M B DQ63		SB_DQ63






DDR SYSTEM MEMORY B

SB_RAS#
SB_RCVENIN#
SB_RCVENOUT#
SB_WE#

SB_BS_0	AT24	M_B_BS#0 14,16
SB_BS_1	AV23	M_B_BS#1 14,16
SB_BS_2	AY28	M_B_BS#2 14,16
SB_CAS#	AR24	M_B_CAS# 14,16
SB_DM_0	AK36	M_B_DM0
SB_DM_1	AR38	M_B_DM1
SB_DM_2	AT36	M_B_DM2
SB_DM_3	BA31	M_B_DM3
SB_DM_4	AL17	M_B_DM4
SB_DM_5	AH8	M_B_DM5
SB_DM_6	BA5	M_B_DM6
SB_DM_7	AN4	M_B_DM7
SB_DQS_0	AM39	M_B_DQS0
SB_DQS_1	AT39	M_B_DQS1
SB_DQS_2	AU35	M_B_DQS2
SB_DQS_3	AR29	M_B_DQS3
SB_DQS_4	AR16	M_B_DQS4
SB_DQS_5	AR10	M_B_DQS5
SB_DQS_6	AR7	M_B_DQS6
SB_DQS_7	AN5	M_B_DQS7
SB_DQS#_0	AM40	M_B_DQS#0
SB_DQS#_1	AU39	M_B_DQS#1
SB_DQS#_2	AT35	M_B_DQS#2
SB_DQS#_3	AP29	M_B_DQS#3
SB_DQS#_4	AP16	M_B_DQS#4
SB_DQS#_5	AT10	M_B_DQS#5
SB_DQS#_6	AT7	M_B_DQS#6
SB_DQS#_7	AP5	M_B_DQS#7
SB_MA_0	AY23	M_B_A0
SB_MA_1	AW24	M_B_A1
SB_MA_2	AY24	M_B_A2
SB_MA_3	AR28	M_B_A3
SB_MA_4	AT27	M_B_A4
SB_MA_5	AT28	M_B_A5
SB_MA_6	AU27	M_B_A6
SB_MA_7	AV28	M_B_A7
SB_MA_8	AV27	M_B_A8
SB_MA_9	AV24	M_B_A9
SB_MA_10	BA27	M_B_A10
SB_MA_11	AY27	M_B_A11
SB_MA_12	AR23	M_B_A12
SB_MA_13		M_B_A13
SB_RAS#	AU23	M_B_RAS# 14,16
SB_RCVENIN#	AK16	TPC28T T30
SB_RCVENOUT#	AK18	TPC28T T32
SB_WE#	AR27	M_B_WE# 14,16








CFG16 : FSB DYNAMIC ODT
 LOW = Dynamic ODT Disabled
HIGH = Dynamic ODT Enabled (Default)

CFG18 : GMCH Core Voltage Level
 LOW = 1.05V (Z62J default)
 HIGH = 1.5V


CFG19 : DMI LANE REVERSAL
 LOW = NORMAL
 HIGH = LANES REVERSED

CFG[17..3] have internal pullup resistors.
 CFG[19..18] have internal pulldown resistors.
 SDVOCRTL_DATA has internal pulldown resistors.


CFG	All are sampled with respect to the leading edge of the GMCH PWR0K
2:0	FSB Freq select 001 = FSB533 011 = FSB667
4:3	
5	DMI X 2 Select 0 = DMI X 2 1 = DMI X 4 (Default)
6	
7	CPU Strap 0 = Reserved 1 = Mobile CPU (Default)
8	
9	PCIE Graphics Lane Reversal 0 = Reverse Lanes 1 = Normal (Default)
11:10	
13:12	XOR/ALLZ 00 = Partial Clock Gating Disable 01 = XOR Mode Enabled 10 = All-Z Mode Enabled 11 = Normal operation (Default)
15:14	
16	FSB Dynamic ODT 0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
17	
SDVO_C TRLDATA	SDVO Present 0 = No SDVO Card Present (Default) 1 = SDVO Card Present
18	VCC select 0 = 1.05V (Default) 1 = 1.5V
19	DMI Lane Reversal 0 = Normal (Default) 1 = Reverse Lanes
20	SDVO/PCIE concurrent 0 = Only SDVO or PCIE x1 is operational(Default) 1 = SDVO and PCIE x1 are operating simultaneously via the PEG port



LCD Backlight Control




LCD LVDS Interface



INVERTER Interface


BIOS
LCD_BACKOFF#: When user push "Fn+F7" button, BIOS active this pin to turn off back light.




TV OUT

CRT OUT

checklist suggests
150ohm/100MHz & 6pF




Place Terminator
close to
Connector




PLACE ESD
Diodes near
TV port

PLACE ESD
Diodes near
VGA port




check signal integrity,
nVidia suggest 330ohm




- 37 DAC_R_PB → DAC_R_PB
- 37 DAC_G_PB → DAC_G_PB
- 37 DAC_B_PB → DAC_B_PB
- 37 DDC2BD_5 → DDC2BD_5
- 37 DDC2BC_5 → DDC2BC_5
- 37 HSYNC_PB → HSYNC_PB
- 37 VSYNC_PB → CRT_VSYNC

To PortBar III





checklist suggests 470ohm/100MHz




12G101102152

ASUS		Title : CRT & TV OUT	
ASUSTek COMPUTER INC. NB6		Engineer: Sean1 Chou	
Size	Project Name	Rev	
Custom	Z62J	2.1	
Date: Wednesday, August 16, 2006		Sheet	13 of 69







M_VREF_DIMM0 0.01uF/50V
M_VREF_DIMM1 0.01uF/50V
M_VREF_MCH 0.01uF/50V
+0.9VS 0.01uF/50V

M_A_A[0..13] 8,15

M_A_BS#[0..2] 8,15

M_A_CAS# 8,15

M_A_RAS# 8,15

M_A_WE# 8,15


M_B_A[0..13] 8,14

M_B_BS#[0..2] 8,14


M_B_CAS# 8,14

M_B_RAS# 8,14

M_B_WE# 8,14




Layout note: Place one cap close to every 2 pullup resistors terminated to +0.9VS



M_CS#[0..3] 7,14,15

M_ODT[0..3] 7,14,15


M_CKE[0..3] 7,14,15



NEED TO SWAP






DEVICE	IDSEL	REQ/GNT	INT
LAN	AD23	REQ2#/GNT2#	INT A#
CARDBUS	AD17	REQ1#/GNT1#	INT B#, INT C#, INT D#

Internal	INTB#	EIP	INTA#	PCIE6	INTB#
SATA	INTB#	U3P	INTD#	PCIE5	INTA#
PATA	INTA#	U2P	INTC#	PCIE4	INTD#
AC97	INTB#	U1P	INTB#	PCIE3	INTC#
Modem					
AC97	INTA#	U0P	INTA#	PCIE2	INTB#
Audio	HD	INTA#	PCIE1	INTA#	
	Audio				



	GNT#5	GNT#4
LPC	11	1
PCI	10	1
SPI	01	0


(default)






Do not connect to reset on PCI slots or PCI down devices.


Pull-ups must be placed within 500 mills from Intel 82801GBM pins

For PCI compliance, SMBus signals should be routed to either all or none of the PCI slots in a chassis. These signals should not be connected to SMLINK




Address	Signal	Chip Select	Bank	Width	Frequency
18,29,32	PCI_FRAME#	RP1A	1	8.2KOhm	10
18,29,32	PCI_IRDY#	RP1B	2	8.2KOhm	10
18,29,32	PCI_TRDY#	RP1C	3	8.2KOhm	10
18,29,32	PCI_STOP#	RP1D	4	8.2KOhm	10
18,29,32	PCI_SERR#	RP1E	6	8.2KOhm	10
18,29,32	PCI_DEVSEL#	RP1F	7	8.2KOhm	10
18,29,32	PCI_PERR#	RP1G	8	8.2KOhm	10
18	PCI_LOCK#	RP1H	9	8.2KOhm	10
18,32	PCI_INTA#	RP2A	1	8.2KOhm	10
18,29	PCI_INTB#	RP2B	2	8.2KOhm	10
18,29	PCI_INTC#	RP2C	3	8.2KOhm	10
18,29	PCI_INTD#	RP2D	4	8.2KOhm	10
18	PCI_INTE#	RP2E	6	8.2KOhm	10
18	PCI_INTF#	RP2F	7	8.2KOhm	10
18	PCI_INTG#	RP2G	8	8.2KOhm	10
18	PCI_INTH#	RP2H	9	8.2KOhm	10
18	PCI_REQ#0	RP3A	1	8.2KOhm	10
18,29	PCI_REQ#1	RP3B	2	8.2KOhm	10
18,32	PCI_REQ#2	RP3C	3	8.2KOhm	10
18	PCI_REQ#3	RP3D	4	8.2KOhm	10
18	PCI_REQ#5	RP3E	6	8.2KOhm	10
18	PCI_REQ#4	RP3F	7	8.2KOhm	10
	PM_CLKRUN#	RP3G	8	8.2KOhm	10
	PM_THERM#	RP3H	9	8.2KOhm	10
	INT_SERIRQ	R163	2	10KOhm	
	STP_PCI#	R164	2	10KOhm	
	STP_CPU#	R167	2	10KOhm	
17,25	LPC_DRQ#0	R170	2	8.2KOhm	
	SMB_CLK_S	R172	1	2.2KOhm	
	SMB_DAT_S	R174	1	2.2KOhm	







AUDIO OUT AMP

Vista UAA driver will set this pin low as default, so it needs inverted.




Pop noise can be heard via headphone when system boot, restart and resume from S3. Add OP_SD# to control the turn-on timing.


But when system resume from S3, pop noise is behind OP_SD# pull high. Add a delay circuit to prevent it.




HEADPHONE JACK



Colay: 330 uF for Vista



$f(\text{highpass}) = \frac{1}{2\pi \cdot R \cdot C} = 73$
 $R = 32 \text{ Ohm}$ for Headphone, so $C = 68\mu\text{F}$
 But in order to reduce component type, use $100\mu\text{F}/6.3\text{V}$ (11-041210721), but $100\mu\text{F}$ is too big for A3N, so change to $47\mu\text{F}$.





External Microphone

R1.2, No63

ADI suggests:

1. No install C2300
2. No install C2302
3. Ground bottom of R2304
4. Change R2303, R2304 to 47K. Change C2304 to 4.7uF
5. C2305 should be 0.1uF
6. Suggest using 100pF for C2306

Bias voltage for MIC1 jack
2.5V/3.75Vreference
voltage




R1.2,
No50-1

ASUS		Title : MIC Pre-AMP	
ASUSTek COMPUTER INC. NB6		Engineer: Sean1 Chou	
Size	Project Name	Z62J	Rev 2.1
Custom			
Date: Wednesday, August 16, 2006		Sheet 23	of 69


R1.1 No23

TPM








LPC CLK	Pin #	Pin #	GND
LPC_FRAME#	3	4	NC
RESET#	5	6	NC
LPC_AD3	7	8	LPC_AD2
+3VS	9	10	LPC_AD1
LPC_AD0	11	12	GND
NC	13	14	NC
+3V	15	16	SERRQ
GND	17	18	CLKRUN#
LPC_PD#	19	20	NC

MDC




Super I/O









For Z62J, SATA HDD plug-in is reversed, so the pin definition is reversed.



SATA HDD


CD-ROM
















- 1.CLOSE TO R5C841
- 2.The area is as compact as possible,length < 10 mm
- 3.TPA Pair and TPB pair mismatch < 2.5mm
- 4.No via recommend , maxmium is one.
- 5.Total length < 50 mm
- 6.Differential impedance is 110+/- 6 ohm
- 7.TPA Pair trace or TPB pair trace mismatch < 1.25mm




For correcting the issue MS Duo adaptor plugging in

LAN PORT





R1.2 No66-3



TRANSFORMER 10/100MB Dual Layout with GiGa Transformer.







R1293 unmount when
using 10/100 LAN



20060714 for Napa refresh



ASUS		Title : RJ11+45	
ASUSTek COMPUTER INC. NB6		Engineer: Sean1 Chou	
Size	Project Name	Rev	
Custom	262J	2.1	
Date: Wednesday, August 16, 2006		Sheet	33 of 69




CAE modify: need check layout

Z62JM ER N03


add back MOS to solve USB power leakage

R2.1, No93








ASUS		Title : USB CONN X 5	
ASUSTek COMPUTER INC. NB6		Engineer: Sean1 Chou	
Size	Project Name		Rev
Custom	Z62J		2.1
Date: Wednesday, August 16, 2006		Sheet	34 of 69

Discharge Circuit





Launch Board






TOUCH PAD SWITCH





Touch pad Definition

	1	2	3	4	5	6	7	8	9	10	11	12
R	x	x	L	GND	GND	CLK	CLK	DAT	DAT	VDD	VDD	



Z62F: pin1 reversal



ASUS Title : LED/SW/TouchPad
ASUSTek COMPUTER INC. NB6 Engineer: Sean1 Chou
Size Project Name
Custom Z62J Rev
Date: Wednesday, August 16, 2006 Sheet 36 of 69




To Discharge circuits




R1.2, No47-2

because of LID_SW# and PWR_SW# is connected to EC, we can simplify the circuits.




POWER SWITCH

ASUS		Title :POWER-ON SEQ.	
ASUSTek COMPUTER INC. NB6		Engineer: Sean1 Chou	
Size	Project Name	Rev	
Custom	Z62J	2.1	
Date: Wednesday, August 16, 2006		Sheet	38 of 69




DC Power Jack





R2.0, No71


R1.2, No68




FOR CPU Bracket



FOR CARDBUS ELECTOR



M2.0L3.0 FOR TPM, ODD, IO, MDC, HDD BOSS




R2.1, No91

change footprint


For VGA

Spring For EMI



R1.2, No57

R1.2, No67




PCMCIA DEBUG PORT



Isolate card bus control and slot signal when debug card plug in

RC value may need to be tuned for each product.


Isolate BVD1 signal



When +3V on, select BVD1 to CARD_DET2 for RC delay time



PEX_C_TXN1,5,6,7,8,9 polarity reverse




PLACE these 0402 AC coupling caps close to 945PM.

PEX_RXN13 polarity reverse




PLACE these 0402 AC coupling caps close to G72M


MEM TYPE STRAP



```
G72:
RAM_CFG[3:0] Config FB Bus Width Definitions
0000 16Mx16 DDR2 64-bit Elpida
0001 16Mx16 DDR2 64-bit Samsung
0010 16Mx16 DDR2 64-bit Infineon
0011 16Mx16 DDR2 64-bit Hynix
0100 64-bit Reserved
0101 32Mx16 DDR2 64-bit Samsung
0110 32Mx16 DDR2 64-bit Infineon
0111 32Mx16 DDR2 64-bit Hynix
MIOBDD0 : RAMCFG0      MIOBD1 : RAMCFG1
MIOBDD8 : RAMCFG2      MIOBD9 : RAMCFG3
```



G72M-V




(for panel user ID)

For System BIOS
STRAP= 0: System BIOS
STRAP= 1: Adapter BIOS

check: need mount

G72M-V



```
(PCI_DEVICE_ID)
```


```

MIOBD4 : PCI_DEVID0    MIOBD3 : PCI_DEVID2
MIOBD5 : PCI_DEVID1    MIOBD11 : PCI_DEVID3

```


NV43M - ID 0X0168

NV43M-V- ID 0X0167





MI0BD11

VGA output




TV OUT








```
DDR2/16M*16-2.5 1.8V
03G151236011 INFINEON/HYB18T256161AFL-25
03G151236114 SAMSUNG/K4N56163QG-ZC25
03G151236210 HYNIX/HY5PS561621AFP-25
```

Swapable

 $V_{DD}/V_{DDQ} = 1.8V$

Place near right VRAM >>



47 FBAD[0..63]  FBAD[0..63]

47 FBADQM[0..7]  FBADQM[0..7]

47 FBAWDQS[0..7]  FBAWDQS[0..7]

47 FBARDQS[0..7]  FBARDQS[0..7]

FBA ODT 47

FBA_A3 47
FBA_A0 47
FBA_A2 47
FBA_A1 47
FBE_A3 47
FBE_A4 47
FBE_A5 47
FBA_CS1# 4
FBA_CS0# 4
FBA_WE# 47
FBA_BA0 47
FBA_CKE 47
FBA_RST 47
FBE_A12 47
FBA_A2 47
FBA_RAS# 4
FBA_A11 47
FBA_A10 47
FBA_BA1 47
FBA_A8 47
FBA_A9 47
FBA_A6 47
FBA_A5 47
FBA_A7 47
FBA_A4 47
FBA_CAS# 4

```

FBA_CLK0 4
FBA_CLK0# 4
FBA_CLK1 4
FBA_CLK1# 4

```



Title : NV43M VRAM(A

ASUSTek COMPUTER INC. NB6 Engineer: Sean1 Chou



Z62.1

Date: Wednesday, August 16, 2006


Sheet 49 of 69

Rev
2.1


<http://laptop-motherboard-schematic.blogspot.com/>




+3VA0




+2.5VS



+1.2VSP





90W/19V --> 4.74A




- Charge Current $I_{chg} = [0.075V / R_{sense}(CHG)] * [V_{ICTL} / 3.6V]$
 $R_{sense}(CHG) = 0.025 \text{ ohm}$
 $V_{ICTL} = 3V \Rightarrow I_{chg} = 2.5A$
 $V_{ICTL} = 1.89V \Rightarrow I_{chg} = 1.4A$
 $(R = 26.59K\Omega)$
- Adapter $I_{in(max)} = [0.075V / R_{sense}(ADIN)] * [V_{CLS} / V_{REF}]$
 $R_{sense}(ADIN) = 0.010 \text{ ohm}$
 $V_{CLS} = 2.48V \Rightarrow I_{in(max)} = 4.262A$
 $\Rightarrow \text{Constant Power} = 19W \Rightarrow 4.282 = 81W$
 $(R5708 = 90.9K, R5714 = 120K)$
- $V_{batt} = \text{Cell} * [V_{ref} + ((V_{CTL} - 1.8V) / 9.52)]$
 $V_{CTL} = 1.589V \Rightarrow V_{batt} = 4.2V$

$V_{ICTL} < 0.8V$ or $DCIN < 7V$
 --> Charger Disable

Mode pin : $V_{mode} > 2.8V$ (tie to LDO pin) --> 4 Cells
 $2.0 > V_{mode} > 1.6V$ (floating) --> 3 Cells
 $0.8 > V_{mode}$ (tie to GND) --> Learning mode




POWER LIMIT CIRCUIT




		Title : POWER_PIC	
<OrgName>		Engineer:	
Size	Project Name		Rev
Custom	Z62J		1.1
Date: Wednesday, August 16, 2006		Sheet	58 of 69

BATTERY IN DETECT




ADAPTER IN DETECT


Check this function SR




+5VLCM, +5VCHG & +2.5VREF



BATTERY A/D_SD# (OVP)





POWER GOOD DETECTOR






TPC28T	T6003	1	VRM_PWRGD
TPC28T	T6004	1	DDR_PWRGD
TPC28T	T6005	1	3V_5V_PWRGD
TPC28T	T6006	1	1.05V_1.5V_PWRGD
TPC28T	T6008	1	PWR_OK_VGA


SUSC#_PWR POWER



SUSB#_PWR POWER




ASUS		Title : POWER_LOAD SWITCH	
<OrgName>		Engineer:	
Size	Project Name	Rev	
Custom	Z62J	1.1	
Date: Wednesday, August 16, 2006		Sheet	61 of 69





FOR POWER TEST



R1.0

Item	Before	After	Reason	Owner	Date

R1.1

Item	Before	After	Reason	Owner	Date

R2.0

Item	Before	After	Reason	Owner	Date

		Title : POWER_HISTORY	
<OrgName>		Engineer:	
Size Custom	Project Name Z62J	Rev 2.0	
Date: Wednesday, August 16, 2006		Sheet	64 of 69


PCI Device	IDSEL#	REQ / GNT#	Interrupts
CARD READER	AD17	1	B
CARDBUS	AD17	1	C
1394	AD17	1	D
MINIPCI (TV)	AD18	0	H,G

Host	SM-Bus Device	SM-Bus Address	Device
ICH7-M	Clock Generator	1101001x (D2)	ICS954310
ICH7-M	SO-DIMM 0	1010000x (A0)	DDR SOCKET1
ICH7-M	SO-DIMM 1	1010001x (A2)	DDR SOCKET2
ICH7-M	MINI_CARD		Wireless_LAN

ICH7-M GPIO	I/O Mode	Signal	Active	S0 Default	S3/S4	PWR Well
GPIO 0	INPUT	PM_BMBUSY#				+3VS
GPIO 1		PCI_REQ#5				+3VS
GPIO 2		PCI_INTE#				+3VS
GPIO 3		PCI_INTF#				+3VS
GPIO 4		PCI_INTG#				+3VS
GPIO 5		PCI_INTH#				+3VS
GPIO 6						+3VS
GPIO 7	INPUT	RF_OFF_SW#	LOW			+3VS
GPIO 8	INPUT	EXTSMI#	LOW			+3VSUS
GPIO 9	INPUT	SATA_DET#0	LOW			+3VSUS
GPIO 10						+3VSUS
GPIO 11	INPUT	SMBALERT#				+3VSUS
GPIO 12	INPUT	KB_SCI#	LOW			+3VSUS
GPIO 13	INPUT	SIO_SMI#	LOW			+3VSUS
GPIO 14	OUTPUT	802_LED_EN#	LOW	HIGH	Driven	+3VSUS
GPIO 15	OUTPUT	CB_SD#	LOW	HIGH	LOW	+3VSUS
GPIO 16		DPRSLPVR				+3VS
GPIO 17		GNT#5	PULL-DOWN:Boot BIOS destination select			+3VS
GPIO 18	OUTPUT	STP_PCI#				+3VS
GPIO 19	OUTPUT	PWRLED_1HZ	1 Hz	1 Hz	Off	+3VS
GPIO 20	OUTPUT	STP_CPU#				+3VS
GPIO 21		SATA0GP				+3VS
GPIO 22		REQ4#				+3VS
GPIO 23		LDRQ1#				+3VS
GPIO 24						+3VSUS
GPIO 25	OUTPUT	BT_LED_EN#	LOW	HIGH	Driven	+3VSUS
GPIO 26	INPUT	PCB_ID2	Default : 0			+3VSUS
GPIO 27	INPUT	PCB_ID1	Default : 0			+3VSUS
GPIO 28	INPUT	PCB_ID0	Default : 0			+3VSUS
GPIO 29		USB_OC5#				+3VSUS
GPIO 30		USB_OC6#				+3VSUS
GPIO 31		USB_OC7#				+3VSUS
GPIO 32	IN/OUTPUT	PM_CLKRUN#				+3VS
GPIO 33		AZ_DOCK_EN#				+3VSUS
GPIO 34		AZ_DOCK_RST#				+3VS
GPIO 35		SATACLKREQ#				+3VS
GPIO 36		SATA2GP				+3VS
GPIO 37						+3VS
GPIO 38	OUTPUT	BT_ON#	LOW	LOW	Off	+3VS
GPIO 39	OUTPUT	WLAN_ON#	LOW	LOW	Off	+3VS
GPIO 48		GNT#4	PULL-DOWN:Boot BIOS destination select			+3VS
GPIO 49	OUTPUT	H_PWRGD				+Vccp


		Title : System Resource	
ASUSTek COMPUTER INC		Engineer: Sean1 Chou	
Size	Project Name		Rev
Custom	262J		2.1
Date: Wednesday, August 16, 2006		Sheet	65 of 69

<http://laptop-motherboard-schematic.blogspot.com/>



		Title : History	
ASUSTek Computer INC. NB1		Engineer: Sean1 Chou	
Size	Project Name	Rev	
Custom	Z62J	2.1	
Date: Wednesday, August 16, 2006		Sheet	66 of 69

<http://laptop-motherboard-schematic.blogspot.com/>



Power On Sequence

1 → 13

REVISION LIST

R1.0 2005/10/06
R1.1 2005/10/18

No 1:P39, EMI spring footprint modified
No 2:P32, Connect V_DAC bias to GLAN terminator RC: for PortBar bias issue
No 3:P43, unmount R4308 and mount R4302
No 4:P48, R4801 should change P/N to 30.1 Ohm
No 5:P12, connect the pin 30 of CON25 to +3VS
No 6:P12, mount L107 & delete L64 path; P46: add T4604
No 7:P27, ODD pin 53,54 NC
No 8:P28, delete GPA1 CHG_FULL_LED# - Bug 8
No 9:P36, Delete Q3600,R3600,R1255, Change LED5 to single color to remove charge full LED function. Connect power to +5VCHG avoid faulty GPIO control.
No10:P36, Re-assign Launch board connector pin define for correct function button
No11:P35, Re-assign Launch board pin define for correct function button
No12:P28, Add EXPLORER# instant key due to SPEC change
No13:P17, mount R206
No14:P31, delete SD_WP inverter(Q7000,R7083) - Bug 3, Bug4
No15:P23, Pre-Amp unmount - Bug 9
No16:P26, Change R2603,R2606 to 33 ohm 0603 part to avoid overshoot/undershoot
No17:P14,15, Change M_ODT[0..3]# to make correct rank ODT function
No18:P26, Delete R1059,R1060,R1061,Q141,Q142,C939,C940,L93 for BT part reduce
No19:P49, VRAM from 2 to 4
No20:P22, Change J2 connector by ID/ME's request
No21:P28, Change Con11 connector by Intel Request and redefine key matrix.
No22: Change U1's footprint to match Green Part rules. change U4,U6 part number for B0 QS samples.
No23: P24, TPM circuits modified.
No24: P7, Add R703 to support C4E Fast exist latency
No25: P39, Add R4000,R4001 unmount part to reserve pull low
No26:Green parts, JP4,7,5100,5101,5102,5400
No27: P28,38, Change R1047,R1269,R4620 to 100K ohm to reduce power consumption
No28: P28, change X8 to ROHS compliant parts.
No29: P4, P46, delete R35 & R4619; unmount Q5,Q4600; add R7091,R7092 because of no leakage current
No30: P5, P29, (1)mount C401 and change to 10pF (2) change R72 to 39ohm, (3)R77,R79,R83 change to 47Ohm. for fine clock, (4)R81 to 27Ohm
No31: P22, Change the HP mute circuits to behind decoupling capacitors for dispelling POP noise.
No32: P37, mount C1095,C1096,C1097 for EMI solution of PortBar3
No33: P46, unmount VGA thermal sensor circuits.
No34: P43, Memory strap modified
No35: P46, R4617 is changed from 300 ohm to 270 ohm to meet the 27FIX level.
No36: P27, Con10 symbol changed and pin 53,54 NC for NPTH
No37: P22, change CN1 to C2201-C2204
No38: P39, U7104-7107 change
No39: P12, P25, unmount R1201,R1202,C350,C351
No40: P39, J6 footprint changed
No41: P19, PCB_ID definition.
No42: P17, X3 capacitors change to 15 pF for accurate timing.
No43: P3, unmount CE1,CE4
No44: P22, change L31-L34 P/N

R1.2 2005/11/29

No45:P37, R818 pin1 connect to +3VSUS to solve S4 WOL fail issue
No46:P13, U80 pin16 connect to +5VSUS to solve S4 WOL fail issue
No47:P38,Delete Q135, R1051, R1054, D82, D84, C934 for reduce component
No48:P28,35,36, Delete EXPLORER# key and add back P4G instant key for PM's request
No49:P19, R156 pin1 change to +3V to meet Check list
No50:P23, mount Mic Pre-Amp for microphone volume & change C2305 to 1uF for cutoff freq. fine tune.
No51:P48, R4801 change to 40.2 Ohm for GDDR2 setting
No52: change U4 to 02G010009205, U6 to 02G010007741 for new P/N
No53: P22, add R2201,R2202 to reserve gain modification.
No54:P2,28, Add Q200 to support THRO_CPU function on to PROCHOT#.
No55:P36 : R3700 and LED5 change to connect +5VSUS to solve Battery low blinking indication no function issue.
No56:P7, Set R108 to unmount component
P28, Set D2800 to unmount component because EC do not support Watchdog
No57: P39, add U7108 for EMI spring requirement
No58: P46, add back thermal sensor
No59: P5, clock gen version changes to ICS954310CGLFT
No60: P47, add VGA termination for high speed.
No61: P12, change C756 to 0.1uF to meet LCD power sequence
No62: change all 11G232110311320 MLCC 0.01UF/10V (0402)X7R 10% to 11G232110311320 MLCC 0.01UF/16V (0402) X7R 10%
No63: P21,23, change Pre-Amp circuits because of ADI's suggest.
No64: P28, add 0 ohm at KB for EMI suggestion.
No65: P49, change VRAM from -28 to -25
No66: P32,33,37, modify LAN circuits for PortBar failure issue.
No67: P39, EMI spring footprint changed for indicating direction.
No68: P39, all screw holes except CPU bracket change to Npth.
No69: P39, R4000,R4001 mount for LIBP
No70: P21, SPDIF add a 4.7K ohm to GND

R2.0 2006/01/02

No71: P37, reserving a direct path instead of the PR/MB Lan switch.
No72: P39, changing DC Jack part and circuits for Power team's request
No73: P12, changing R813 to 47Kohm and adding R1200 for white display solution
No74: P37, updating L65 symbol and modifying all ports' properties, including power circuits
No75: P47, add two 0.1uF and unmount all the terminations
No76: P37, unmount switch relative 3 components, and mount all 2R4P 0ohm
No77: P48, change R4801 to 30.1 OHM back from nVidia(No51)
No78: P28, use capacitors instead of KBC beads for cost down and EMI
No79: P20, 38, add test point T2000, T3800
No80: P31, add MS Duo protect circuits
No81: P22, Change R265,R266 to 30Kohm to meet Speaker's SPEC
No82: P35, change R7000-R7003 to 220 ohm to meet 5ma current

PCI INTERFACE

PCI_REQ#

MINIPCI 10/100	PCI_REQ#3
CB&1394	PCI_REQ#2
MINIPCI(TV)	PCI_REQ#1
	PCI_REQ#0

IDSEL

MINIPCI	PCI_AD19
CB&1394	PCI_AD17
10/100	PCI_AD16
MINIPCI(TV)	PCI_AD18

		Title : Revision List	
ASUSTeK COMPUTER INC		Engineer: Sean1 Chou	
Size	Project Name		Rev
Custom	262J		2.1
Date: Wednesday, August 16, 2006		Sheet	68 of 69

REVISION LIST (2)

No83: P28, add and reserve R2804, R2805
No84: P46, use GPIO9 to moniter temperture.
No85: P37, delete reseverd analog switch circuits.
No86: delete 0 Ohm:
R195,703,102,2000,462,469,2400,2403,458,2800,347,349,387,391,7084,7085,4202,3903,359,
404,466,507,1259,3200,160,206

R2.1 2006/02/23

No87: P42, add 0 ohm back : R4202,R466,R507,R404.
No88: P46, unmount thermal sensor circuits
No89: P33, mount C893, C894 for PR EMI concern
No90: P27, unmount R345, mount R346 for setting CDROM master
No91: P39, H41 change footprint to PHI=6.9 for factory issue.
No92: P35, add +1.2VSP and +1.8VS discharge circuits
No93: P34, add R3400 and unmount R435 and Q47
No94: P2, unmount CE54, CE8, CE19, CE15 and change VCore 22uF to 10uF
No95: P29,P42, U25 U4200 footpoint change to nb
No96: P22, R1267, R1268 are from 0 ohm to 22 ohm to fix audio volume bar issue.
No97: P5, unmount R507
No98: P31, change L42 footprint for lower height
No99: P35,P39, H4001,4004,4008,4012,7000,7001 change to NPTH
No100: P12, change C756 to 0.22uF to reduce CMO power off garbage.

post R2.1 2006/05/03

No101: P9, add 150uF on CE8
No102: P36, TP switch change P/N

Z62JM R2.2

change some circuits for Vista and PortBar LAN

Z62JM R2.3 2006/08/09

ER NO1: P22 mute circuits inverted for vista default driver
ER NO2: P22 solve external pop noise, +12VS delay, add C2205 and D2200, and
change R270 to 1M ohm
ER NO3: P34, solve external USB power leakage
ER NO4: P9, change 150uF to 330uF for CMOS data lost
ER NO5: P22 solve internal pop noise, R271=470K, C2206=2.2uF